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One of the major roadblocks to achieving the goal of building an HPC system capable of Exascale
computation is the I/O bottleneck. Current systems are capable of processing data quickly, but
speeds are limited by how fast the system is able to read and write data. This represents a signiﬁcant
loss of time and energy in the system. Being able to widen, and ultimately eliminate, this bottleneck
would majorly increase the performance and eﬃciency of HPC systems. The NEXTGenIO project
is investigating this issue by bridging the latency gap between memory and disk through the use
of non-volatile memory, which will sit between conventional DDR memory and disk storage. In
addition to the hardware that will be built as part of the project, the project will develop the
software stack (from OS and runtime support to programming models and tools) that goes hand-
in-hand with this new hardware architecture. This project addresses a key challenge not only
for Exascale, but also for HPC and data intensive computing in general: the challenge of I/O
performance.
An application suite of eight memory and I/O-bound applications have been selected alongside
a set of test cases for each application, to evaluate the platform’s eﬀectiveness regarding I/O
performance and throughput. The application suite covers a wide range of ﬁelds, from computer-
aided engineering to meteorology, computational chemistry, and machine learning. The output of
the evaluation will document the beneﬁts of the NEXTGenIO technology, and indicate its impact
and future lines of development.
Three measurement scenarios are deﬁned to assess the speciﬁc beneﬁts of the NEXTGenIO tech-
nology:
A. Baseline measurement in today’s systems.
B. Measurements on the NEXTGenIO platform without the use of non-volatile memory.
C. Measurements on the NEXTGenIO platform with the use of non-volatile memory.
The proﬁling tools Allinea MAP and Score-P are used to collect the metrics needed to evaluate
the performance of the applications for each scenario. These tools have been extended to support
performance analysis with non-volatile memory.
In our presentation, we will present our methodology for evaluating the NEXTGenIO platform and
show early memory and I/O proﬁling results for the applications. We will discuss how NVRAM
will impact the performance of these applications.
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